


mmWave Cascade Radar RF Board (MMWCAS-RF-EVM)


System Description

4x AWRx 76-81GHz Radar SoC	Cascade Radar RF Board Integrated VCO, LO distribution, PA, LNA, ADC, 3 TX and 4 RX ARM MCU R4 Controller
AWR RF Peripherals	
12x TX, 16x RX Antennas	12 total transmitters across all 4 AWRx devices 16 total receivers across all 4 AWRx devices
Embedded Antenna	4-element series-fed patch antenna
20 GHz LO Star Distribution	2x Wilkinson Power dividers fed by the Master AWRx device LO output to Slave AWRx devices
AWR Digital Peripherals	
CSI2.0 4-lane	600Mbps/Lane for 2.4Gbps ADC IF data per device
QSPI Flash	16Mbit QSPI flash for AWR firmware updates
Serial Peripherals	SPI, I2C, UART, GPIO
System Temperature	TMP112 I2C Temperature Sensors
Power	
Radar Power Management IC (PMIC) Solution	2x LP87524P Quad-Channel, Integrated FET, Buck Converters and LC filtering solution

Cascade Radar RF System Diagram



Cascade Radar Evaluation Kit Diagram





CASCADE RF BOARD PROC054E_System_Top.SchDoc	EVM HARDWARE PROC054E_EVM_Hardware.SchDoc	REVISION HISTORY PROC054E_Revision_History.SchDoc
--	--	--

Cascade Radar RF Board - Top Level Schematic



[4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches](#)
[LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module](#)
[XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution](#)

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system meets your needs.



LP87524P Quad-Channel Synchronous Buck PMIC - Master AWR_1 and Slave AWR_4

LP87524 default pull resistors

RSTN - Pulled to 3.3V after SYSTEM_5V power on. Can be driven low by host.

CLKIN - Digital input, default pull-down. Can be driven by AWR

INTN - Open-drain, active-low interrupt output for host. De-asserted by pull-up to 3.3V after SYSTEM_3V3 power on.

PGOOD/GPIO3 - Open-drain, active-high output. Shorted together in wired AND. Pulled to PMIC_3V3 after all LP87524 rails active and additional delay.

BUCK_EN1 - Digital input, pull-up ed to 5.0V after power on to stAWR1 LP87524 stAWRup sequence. Can be driven low by host to stAWR1 shutdown sequence.

GPIO2 - Digital output, default pull-down. Used by LP87524 to drive SYSTEM_3V3 LDO enable.



[4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches](#)
[LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module](#)
[XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution](#)

PMIC2_AWR_2_1V0	PMIC2_AWR_2_1V0
PMIC2_AWR_23_1V2	PMIC2_AWR_23_1V2
PMIC2_AWR_3_1V0	PMIC2_AWR_3_1V0
PMIC2_AWR_23_1V8	PMIC2_AWR_23_1V8

LP87524 default pull resistors

CLKIN - Digital input, default pull-down. Can be driven by AWR

INTN - Open-drain, active-low interrupt output for host. De-asserted by pull-up to 3.3V after SYSTEM_3V3 power on.

PGOOD_GPIO3 - Open-drain, active-high output. Shorted together in wired AND. Pulled to SYSTEM_3V3 after all LP87524 rails active and additional delay.

BUCK_EN1 - Digital input, pull-up to 5.0V after power on to LP87524 s1AWRtup sequence. Can be driven low by host to s1AWRt shutdown sequence.

GPIO2 - Digital output, default pull-down.

GPIO3 - Digital output, default pull-down. After PMIC power on sequence - used to create delayed NRESET with GPIO2


References

4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

AWR Power Filtering and Decoupling - Master AWR_1 and Slave AWR_4

PMIC1_AWR_14_1V2	PMIC1_AWR_14_1V2
PMIC1_AWR_14_1V8	PMIC1_AWR_14_1V8
PMIC1_AWR_1_1V0	PMIC1_AWR_1_1V0
PMIC1_AWR_4_1V0	PMIC1_AWR_4_1V0

AWR_1_1V2_FILT	AWR_1_1V2_FILT
AWR_4_1V2_FILT	AWR_4_1V2_FILT
AWR_1_1V8_FILT	AWR_1_1V8_FILT
AWR_4_1V8_FILT	AWR_4_1V8_FILT
AWR_1_1V0_RF1_FILT	AWR_1_1V0_RF1_FILT
AWR_4_1V0_RF1_FILT	AWR_4_1V0_RF1_FILT
AWR_1_1V0_RF2_FILT	AWR_1_1V0_RF2_FILT
AWR_4_1V0_RF2_FILT	AWR_4_1V0_RF2_FILT



Orderable: MMW_CAS_RF_EVM	Designed for: Public Release	Mod. Date: 8/14/2020
TID #: N/A	Project: MMWCAS-RF-EVM	
Number: PROC054	Rev: E	Sheet Title: AWR_1_AWR_4_LC_Filtering
Rev: Not in version control	Assembly VAWRant:	Sheet: 6 of 19
Drawn By: a0271760	File: PROC054E_AWR_1_AWR_4_LC_Filtering_Sch	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	http://www.ti.com



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system.


References

4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

AWR1243 Power Filtering and Decoupling - Master AWR_2 and Slave AWR_3

PMIC2_AWR_23_1V2 PMIC2_AWR_23_1V2
PMIC2_AWR_23_1V8 PMIC2_AWR_23_1V8
PMIC2_AWR_2_1V0 PMIC2_AWR_2_1V0
PMIC2_AWR_3_1V0 PMIC2_AWR_3_1V0

AWR_2_1V2_FILT AWR_2_1V2_FILT
AWR_3_1V2_FILT AWR_3_1V2_FILT
AWR_2_1V8_FILT AWR_2_1V8_FILT
AWR_3_1V8_FILT AWR_3_1V8_FILT
AWR_2_1V0_RF1_FILT AWR_2_1V0_RF1_FILT
AWR_2_1V0_RF2_FILT AWR_2_1V0_RF2_FILT
AWR_3_1V0_RF1_FILT AWR_3_1V0_RF1_FILT
AWR_3_1V0_RF2_FILT AWR_3_1V0_RF2_FILT



References

[TLV70028EVM-463 Evaluation Module](#)
[TPS22965 Evaluation Module](#)


System 3.3V Supply

TPS73733-Q1 5.0V to 3.3V LDO - System 3.3V Power




Host to RF Board Connectors


ClassName: AWR_1_GENERAL




ClassName: AWR_2_GENERAL




ClassName: AWR_SYNC
ClassName: AWR_CLOCK




ClassName: AWR_3_GENERAL




ClassName: AWR_4_GENERAL




Host Board Connector 1




Host Board Connector 2




Bench 5.0V Supply




5.0V Supply Sense




GROUND TEST POINTS




SOP Mode / Functional Mode Signals



Safety Error Signals




AWR and PMIC I2C Signals



References








<http://www.ti.com/product/AWR2243>



AWR Radar SoC - Interfaces

References
<http://www.ti.com/product/AWR2243>

AWR LDO and Bandgap Output Capacitors



ClassName: AWR_20GHZ_LO

ClassName: AWR_SYNC

ClassName: AWR_CLOCK

ClassName: AWR_GENERAL

ClassName: AWR_GENERAL


ClassName: AWR_GENERAL

SOP[2:0] Pins


NOTE: SOP (start on power) Pins
SOP[2]PMIC_CLK_OUT
SOP[1]SYNC_OUT
SOP[0]TDO
SOP[2:0] = 0b011 -> SOP_MODE2 "Development"
SOP[2:0] = 0b001 -> SOP_MODE4 "Functional"
SOP[2:0] = 0b101 -> SOP_MODE5 "QSPI Flashing"

NOTE: AWR antenna routed as GCPW transmission lines to etched antenna.

AWR Interfaces



AWR2243AFBGABLQ1



Place output capacitors as close to power pins as possible - minimum mounting inductance.

Place R188 as close as possible to VOUT_PA/RF2 pins

Note: AWR_1V0_RF2 optionally shorted to AWR_VOUT_PA to provide higher-current combined power path for simultaneous 3TX and RF1/RF2 1.0V operation.
R188 installed - shorts AWR_VOUT_PA to AWR_1V0_RF2 (default)
R188 uninstalled - supports 3TX, RF1/RF2 1.3V operation

Place termination and pull-up resistors close to QSPI controller - minimize stubs.


ClassName: AWR_QSPI

ClassName: AWR_JTAG


ClassName: AWR_GENERAL

ClassName: AWR_GENERAL

NOR QSPI FLASH (For Development Purposes)




Debug Test Header (For Development Purposes)



AWR Radar SoC - Interfaces

References
<http://www.ti.com/product/AWR2243>


AWR LDO and Bandgap Output Capacitors




ClassName: AWR_20GHZ_LO




ClassName: AWR_SYNC




ClassName: AWR_CLOCK



ClassName: AWR_GENERAL



ClassName: AWR_GENERAL







SOP[2:0] Pins
NOTE: SOP (start on power) Pins
SOP[2]PMIC_CLK_OUT
SOP[1]SYNC_OUT
SOP[0]TDO
SOP[2:0] = 0b011 -> SOP_MODE2 "Development"
SOP[2:0] = 0b001 -> SOP_MODE4 "Functional"
SOP[2:0] = 0b101 -> SOP_MODE5 "QSPI Flashing"


NOTE: AWR antenna routed as GCPW transmission lines to etched antenna.

AWR Interfaces

ClassName: AWR_ANTENNA



ClassName: AWR_POWER_ANA



Place output capacitors as close to power pins as possible - minimum mounting inductance.

Place R188 as close as possible to VOUT_PA/RF2 pins

Note: AWR_1V0_RF2 optionally shorted to AWR_VOUT_PA to provide higher-current combined power path for simultaneous 3TX and RF1/RF2 1.0V operation.
R188 installed - shorts AWR_VOUT_PA to AWR_1V0_RF2 (default)
R188 uninstalled - supports 3TX, RF1/RF2 1.3V operation

Place termination and pull-up resistors close to QSPI controller - minimize stubs.


ClassName: AWR_QSPI

ClassName: AWR_JTAG


ClassName: AWR_GENERAL

ClassName: AWR_GENERAL

NOR QSPI FLASH (For Development Purposes)



Debug Test Header (For Development Purposes)




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular AWR purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system.

Orderable: MMW_CAS_RF_EVM
TID #: N/A
Number: PROC054
Rev: E
Rev: Not in version control
Drawn By: a0271760
Engineer: a0271760
Designed for Public Release
Project Title: MMWCAS-RF-EVM
Sheet Title: AWR_1
Assembly VAWRant:
File: PROC054E_AWR_Interfaces.SchDoc
Contact: <http://www.ti.com/mmwave>
Mod. Date: 8/14/2020
Sheet: 10 of 19
Size: C
© Texas Instruments


AWR Radar SoC - Interfaces

References
<http://www.ti.com/product/AWR2243>


AWR LDO and Bandgap Output Capacitors



ClassName: AWR_20GHZ_LO




ClassName: AWR_SYNC



ClassName: AWR_CLOCK




ClassName: AWR_GENERAL



ClassName: AWR_GENERAL




ClassName: AWR_GENERAL



ClassName: AWR_GENERAL



NOR QSPI FLASH (For Development Purposes)



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3



ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3


ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3

ClassName: SYSTEM_3V3











ClassName: SYSTEM_3V3

AWR Power




AWR Radar SoC - Power and Decoupling

AWR Power - BGA Decoupling




AWR Power




AWR_1V2_2	AWR_2_1V2_FILT
AWR_1V8_2	AWR_2_1V8_FILT
AWR_1V0_RF1_2	AWR_2_1V0_RF1_FILT
AWR_1V0_RF2_2	AWR_2_1V0_RF2_FILT

AWR Power




AWR Power




AWR Radar SoC - Pull-Up and Pull-Down Resistors

PULL-UP OPTIONS




PULL DOWN OPTIONS




AWR Radar SoC - Pull-Up and Pull-Down Resistors

PULL-UP OPTIONS




PULL DOWN OPTIONS




AWR Radar SoC - Pull-Up and Pull-Down Resistors

PULL-UP OPTIONS




PULL DOWN OPTIONS




AWR Radar SoC - Pull-Up and Pull-Down Resistors

PULL-UP OPTIONS




PULL DOWN OPTIONS



LMK00804BEVM User's Guide






LMK00804B 40MHz Clock Distribution





References

[LMK00804BEVM User's Guide](#)


Digital Sync Trigger and 20GHz LO Distribution






FMCW 20GHz LO SYNC



Test Headers, Connectors and Terminations




System Temperature Sensors




System Indicator LED


POWER LEDS




ERROR LEDS




AWR_1 RESET LED




AWR_2 RESET LED



AWR_3 RESET LED



AWR_4 RESET LED



Hardware, Mounting Holes and Logos



PCB Number: PROC054
PCB Rev: E

PCB
LOGO

Texas Instruments



PCB
LOGO

FCC disclaimer

PCB
LOGO

WEEE logo

PCB
LOGO

ESD Susceptible



CAUTION HOT SURFACE

ZZ1
Assembly Note
These assemblies AWRre ESD sensitive, ESD precautions shall be observed.

ZZ2
Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ3
Assembly Note
These assemblies must comply with workmanship standAWRds IPC-A-610 Class 2, unless otherwise specified.

ZZ4
Assembly Note
R136/R140 require special attention due to no solder-mask RF construction. For any questions, please contact TI design team.

Cascade Radar RF Board - Revision History

Revision History			
Rev	Date	Released By	Notes
1	2018/07/09	Randy Rosales <rosales.r@ti.com>	Initial release for layout cleanup and internal review.
2	2018/07/17	Randy Rosales <rosales.r@ti.com>	Updating based on 2018/07/09 comments. Combined PMIC_BUCK_EN and PMIC_NRST Combined PMIC1_PGOOD and PMIC2_PGOOD into single SYSTEM_PGOOD Updating NRST generation scheme from LP87524P PMIC Created sepAWRate AWR_X reset generation paths Combined GPIO2 and PGOOD into PGOOD net Removing leftover resistor selection options from the previous LDO and PMIC power paths. Removing first level LC filtering options from the previous LDO and PMIC power paths. Removed: L3, L6, L19, L22 Removed: C21, C29, C78, C86 Removed: C21, C29, C78, C86 This also removed a few power net segments which will now be fed directly from PMIC output Combined AWR_1_1V8_FILT and AWR_4_1V8_FILT into AWR_14_1V8_FILT Combined AWR_2_1V8_FILT and AWR_3_1V8_FILT into AWR_23_1V8_FILT Changing XWR LC filter to use TDK NLCV32T-R10M-EFRD identified by power team analysis PMIC1_AWR_14_1V8 now directly feeds into SYSTEM_1V8 supply - there was no reason to run this through XWR 1.8V LC filter. Added SYSTEM_5V0 to 3.3V resistor divider for LP87524 PMIC pull-up resistors Updated U2 to the Macronix MX25V1635FZNQ - aligning with other XWR EVM kits Removed R125 - Optional resistor remaining from previously removed option for alternative XTAL input Changed NERROR_OUT LED bias to SYSTEM_3V3 Updated coversheet block diagram Updated power distribution block diagram
2	2018/07/17	Randy Rosales <rosales.r@ti.com>	Added variant information for do not populate stuffing options.
3	2018/07/18	Randy Rosales <rosales.r@ti.com>	Removed 50 ohm terminations to ground at the J2 OSCCLK_OUT test header Removed test headers on PMIC output rails Added zero-ohm resistor between PMIC GPIO3 and PGOOD Replaced all note, class and netname instances of AWR with XWR for industrial/automotive alignment of schematics Replaced all series termination on LMK00804B output with 43 ohm resistors per LMK00804B datasheet Replaced XWR reset generation circuit with discrete AND gate Required for achieving clean reset of XWR devices across all device mAWRgins Netname error on XWR SPI interface - MISO netname change R112 and EXT_40MHZ_CLK_1V8 removed - this was an alternative clock path that is no longer supported Eliminated RF1/2 channel naming error in PROC054_System_Power.SchDoc and PROC054_System_Top.SchDoc
4	2018/07/21	Randy Rosales <rosales.r@ti.com>	Changed R54 to pull-up resistor. LP87524P GPIO2 and GPIO3 both configured as open-drain output.
5	2018/07/21	Randy Rosales <rosales.r@ti.com>	Added 10kohm pull-up to LP87524P GPIO3 - required after change separating out GPIO3 and PGOOD nets Aligned PMIC1 and PMIC2 RF1 and RF2 LC filter components with 1.2V and 1.8V filter Previous RF1 and RF2 LC values were still not merged from removal of LDO option separation of RF1 and RF2 supplies
6	2018/07/28	Randy Rosales <rosales.r@ti.com>	Changing all layout critical resistors and capacitors to small-outline version in Altium Vault library Required to allow Tesseltoe to implement original decoupling and series resistor layout near the AWR BGA Will allow for more compact routing throughout the design as well Changed R136, R140 FMCW LO power divider resistor to RF resistor CH02016-100RJFT Changed U3 and U4 PMIC to reference proper P-version in Altium vault. Adding zero-ohm resistors to AWR_1/2/3/4 I2C interfaces, optionally shorting those interfaces to the PMIC1_2C Changed NERROR_OUT LED to sourced from shorted NERROR_OUT Originally being fed AWR_1_ERROR_OUT
7	2018/08/08	Randy Rosales <rosales.r@ti.com>	Added R188 which shorts AWR_VOUT_PA to AWR_1V0_RF2 supply nets. Recommended for supporting increased current into the RF2 supplies in 1.0V mode supporting simultaneous 3 TX operation
8	2018/08/09	Randy Rosales <rosales.r@ti.com>	Added burn danger logo Added ESD danger logo Consolidated FMCW 20G LO, digital sync and clock net classes. Created the following net classes: AWR_FMCW_20G AWR_CLOCK AWR_SYNC Removed extraneous MCU_CLKOUT_CONN path from XWR2, XWR3 and XWR4 Consolidated XWR1 MCU_CLKOUT path output options on PROC054_40MHZ_CLK1 schematic sheet Renamed schematic PROC054_40MHZ_FMCW_SYNC to PROC054_FMCW_SYNC Aligned antennas with AWR prefix naming convention Added all nets on 40MHZ_CLOCK_1 schematic sheet to netclass XWR_CLOCK
9	2018/08/10	Randy Rosales <rosales.r@ti.com>	Added additional nets to the AWR_SYNC net class Added additional nets to the AWR_FMCW_20G net class Replaced J3 with correct Rosenberger 19S101 part from TI Altium Vault.
10	2018/08/16	Randy Rosales <rosales.r@ti.com>	Added additional R19 and R20 0-ohm resistors to create optional feedback path for bench supply connector P3
11	2020/01/16	Randy Rosales <rosales.r@ti.com>	Revision D updates Changing primary IC (U1_1, U1_2, U1_3 and U1_4) to AWR2243P Cleaning up net names, ports, net classes, and notes to reference AWR vs. AWR12 specifically
12	2020/08/13	Randy Rosales <rosales.r@ti.com>	Revision E updates Changing primary IC (U1_1, U1_2, U1_3 and U1_4) to AWR2243P ES1.1, AWR2243APBGABLQ1 Changing AWR VBGAP capacitor (C1_1, C1_2, C1_3 and C1_4) to 47nF capacitor GRM155R71E473KA88D Changing PMIC digital input voltage divider resistors (R34, R59) to from 1.0ohm to 1.0kohm resistors This matches initial design intent Simplified BOM by removing duplicate 0402 0-ohm resistors models on optional signal paths Cleaned up top layer soldermask near edges of RF regions Cleaning up various note spelling errors